Large Signal Modeling of DC-DC Converter with Multiplier Cells for High Voltage Generation

K.J. Anoop and V. Rajini

Department of EEE, Saveetha School of Engineering, Chennai, Tamilnadu, India
Department of EEE, SSN College of Engineering, Kalavakkam, Chennai, Tamilnadu, India

Abstract: This paper presents the large signal model of a transformerless DC-DC Converter with Cockcroft–Walton Multiplier (CWM) circuit for high voltage DC generation. State space approach to each mode of operation is defined and constructed the proposed large signal model of the DC-DC boost converter with Multiplier cells. This model can be used to analyze the circuit and design a control module. Transfer function of the proposed model is obtained and the value of capacitance is optimized for critical damping. Variation of output voltage with duty ratio is also plotted through large signal modeling. The stability of the circuit for the designed parameters under open loop is analyzed using Pole-Zero plot.

Key words: DC-DC Converter • Large Signal Modeling • Cockcroft Walton Multiplier Circuit • Pole-Zero Plot • Duty Cycle • State Space Approach

INTRODUCTION

The natural resources in the world is reducing fast and there is a requirement of more renewable energy sources since demand for power is continuing to be on an increasing trend [1, 2]. Among the available renewable energy sources, photovoltaic (PV) sources are cheap and abundant [3]. But the voltages generated in these sources are quite low in magnitude and cannot be utilized for many applications. Boost converters can be used to increase the voltage from lower level to higher level [4, 5]. Transformers are normally not preferred well in modern converter circuits due to the high leakage inductance produced by the windings. Moreover, the switches in the converter circuits become burdened with more stress especially during turn off instant. This requires higher voltage rating switches and the entire system become expensive. In addition, the complex design of high frequency transformer leads to transformerless boost converters [6].

Cascaded boost converters are very simple and robust in structure. High voltage gain can be obtained by diode-inductor or diode-capacitor modules. The proposed system replaces the transformer with a voltage multiplier circuit and operates in CCM, thereby reduces the switching losses and switching stress.

The Average signal model of the proposed system is constructed for the analysis and control purpose.

Proposed System: Cockcroft Walton Multiplier is the combination of diodes and capacitance used for generating very high dc voltage from a low voltage AC. A DC-AC boost converter in connection with Cockcroft Walton multiplier circuit gives simplest and easiest way to produce high DC voltage [7]. The absence of transformer in the circuit leads to low voltage rated switches and capacitors [8]. This circuit can be extended to any number of stages for high output voltage. The input to the CWM circuit is fed from a DC to AC converter as shown in Figure 1.

The converter circuit consisting of four IGBT switches (Sa, Sa, Sb, Sb) in which two are working independently under same frequencies. Sa (Sb) and Sa (Sb) are operating in complementary mode. The main disadvantage of CWM circuit is its high ripple at low frequency (50Hz to 60Hz) inputs. This circuit can be used in particle accelerators, x-ray machines, television sets, photocopiers, insulation test and electrostatic coating.

Sa, Sa helps in boosting operation by controlling inductor energy and Sb, Sb provides ac supply to the input of CWM circuit. Sb1 and Sb2 work under high frequency so that the size of inductor and capacitor can be reduced.
Average Large Signal Model: The proposed system works in four different modes. The assumptions considered for the operation of the circuit are

- Power loss in all the circuit elements is Nil.
- Voltage across all the capacitors except first capacitor is same.

Large signal model is developed for each mode of switching operation having different states. Hence the proposed averaged large signal model is constructed for the entire circuit.

The mathematical model of the circuit can be expressed in terms of state space equations [8] are given in equation 1 and 2

\[ \dot{x} = AX + Bu \]
\[ y = CX + Du \]

The state variables \((x_0, x_1, \ldots, x_6)\) taken for the circuit shown in figure 1 are \((i, V_{c1}, \ldots, V_{c6})\). The equation 3 gives the state variable matrix.

\[ X = \begin{bmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \\ x_6 \end{bmatrix} = \begin{bmatrix} i \\ V_{c1} \\ V_{c2} \\ V_{c3} \\ V_{c4} \\ V_{c5} \\ V_{c6} \end{bmatrix} \]

where ‘i’ is the source current through inductor and \(V_{c1}, V_{c2}, V_{c3}, V_{c4}, V_{c5}\) and \(V_{c6}\) are the capacitor voltages across \(C_1, C_2, C_3, C_4, C_5\) and \(C_6\) respectively. The input matrix ‘U’ is given by the equation 4.

\[ U = \begin{bmatrix} V_1 \\ I_z \end{bmatrix} \]  

\(V_1\) is the input voltage and \(I_z\) is the load disturbance current. Load disturbance is considered for variable load conditions.

The output matrix, ‘Y’ of the proposed circuit contains the variables ‘\(V_o\)’, the output load voltage and input current ‘i’ described by equation 5.

\[ Y = \begin{bmatrix} V_o \\ I \end{bmatrix} \]  

Mode of Operations:

Mode 1 (\(S_a\) and \(S_b\) are ON, \(S_a\) and \(S_b\) are OFF): The mode of operation shown in figure 2, the switches \(S_b\) is ON for a duration of \(T/2\) and ON for both \(S_a\) and \(S_b\) for \(d(T/2)\), where \(T\) and \(T_1\) are the switching time period of \(S_b\) and \(S_a\) respectively and ‘\(d\)’ is the duty ratio of the switch \(S_a\) during positive conducting period. The pulse waveforms for all switches are shown in Figure 3, simulated by MATLAB, considering horizontal axis as time.

For the duration of ‘\(dT/2\)’, the inductor will charge with current ‘\(i\)’ shown in figure 2(a) and \(C_6\), \(C_4\) and \(C_6\) (even capacitors) will discharge to load as shown in figure 2 (b). All other capacitors are in floating stage.

State space constants A, B, C and D of mode 1 are derived from the figure 2. From figure 2(a)

\[ \dot{x}_0 = \frac{V_1}{L} \]

and from figure 2(b)

\[ \dot{x}_2 = -\frac{x_2}{RC} - \frac{x_4}{RC} - \frac{x_6}{RC} - \frac{I_z}{C} \]
Similarly, the state matrix represents $A$, input matrix as $B$, and output matrix as $C$ are considered for further explanation.

**Mode 2 ($S_a$ and $S_b$ are ON, $S_a$, and $S_b$ are OFF):** Both the switches are ON for a duration of $((1-d)/2) T$. Three different states of operations are considered with respect to the conduction of Diodes. State Space is separately constructed for each state and averaged for getting Mode 2 space model.

**State A:** $D_a$ is conducting; the condition for conduction is $V_{C_1} > V_{C_2}$ and $V_{C_3} > V_{C_4}$. Capacitors $C_2$, $C_3$, and $C_4$ are charging by the incoming current towards CWM circuit and Capacitors $C_1$, $C_5$, and $C_6$ are discharging. The circuit for conduction is shown in Figure 4.

**State B:** $D_b$ is conducting; the condition for conduction is $V_{C_5} = V_{C_6}$ and $V_{C_4} > V_{C_3}$. Capacitors $C_1$ and $C_4$ are charging, $C_2$ supply the load current and

$$\dot{x} = x = \frac{-x_1}{RC} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \\ x_6 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix} V_c + \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix} I_c$$

$$Y = \begin{bmatrix} 0 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 \end{bmatrix} X$$
the capacitors $C_1$ and $C_3$ are discharging. Capacitor $C_4$ is in floating stage. The circuit for conduction is shown in Figure 5.

**State C:** $D_3$ is conducting; the condition for conduction is $V_{c_2} = V_{c_4}$ and $V_{c_5} = V_{c_6}$. Capacitor $C_2$ is charging, $C_4$ and $C_6$ supply the load current and the capacitor $C_1$ is discharging. Capacitors $C_2$, $C_4$ and $C_6$ are floating. The circuit for conduction is shown in Figure 6.

Let the State Matrices for the states A, B, C are $A_1'$, $A_1''$, $A_1'''$ respectively. Similarly, Input matrices are considered as $B_1'$, $B_1''$, $B_1'''$ and output matrices are $C_1'$, $C_1''$.
and C2'''' for state A, B and C. The average value of A2, B2 and C2 for mode 2 are obtained by the equations (11), (12) and (13).

$$A_2 = \frac{a_1^i + a_{11}^i + a_{11}^{i''''}}{3}$$ (11)

$$B_2 = \frac{b_1^i + b_{11}^i + b_{11}^{i''''}}{3}$$ (12)

$$C_2 = \frac{c_2^i + c_{21}^i + c_{21}^{i''''}}{3}$$ (13)

**Mode 3 (Sa and Sb are ON, Sa and Sb are OFF):** All diodes are turned OFF and the inductor is charged from the DC input source during this time period as shown in Figure 7(a). C5, C4 and C6 (even capacitors) will supply the load as shown in Figure 7(b). All other capacitors are in floating stage.

The state matrix A2, input matrix B2 and output matrix C2 are calculated for the above mode of operation.

**State A:** D1 is conducting; Capacitors C1, C1 and C2 are charging by the incoming current towards CWM circuit and Capacitors C3 and C4 are discharging. C6 supplies the load current. The circuit for conduction is shown in Figure 8.

**State B:** D3 is conducting; Capacitors C1, C3 and C4 are charging, C4 and C6 supply the load current and the capacitor C5 is discharging. Capacitor C5 is in floating stage. The circuit for conduction is shown in Figure 9.

**State C:** D5 is conducting; Capacitor C1 is charging, Capacitors C3, C4 and C6 supply the load current and the capacitor C5 and C6 are in floating mode. The circuit for conduction is shown in Figure 10.

Let the State Matrices for the states A, B, C are A', A''', A''' respectively. Similarly, Input matrices are considered as B', B'', B''' and output matrices are C', C'', C''' for state A, B and C. The average value of A', B' and C' are obtained by the equations (14), (15) and (16).

$$A_4 = \frac{a_1^i + a_{11}^i + a_{11}^{i''''}}{3}$$ (14)

$$B_4 = \frac{b_1^i + b_{11}^i + b_{11}^{i''''}}{3}$$ (15)

$$C_4 = \frac{c_2^i + c_{21}^i + c_{21}^{i''''}}{3}$$ (16)

**Mode 4 (Sa and Sb are ON, Sa and Sb are OFF):** Three different states of operations are considered with respect to the conduction of Diodes. State Space is separately constructed for each state and averaged for getting Mode 4 space model.
RESULTS

The average value of A, B and C is constructed from the equations (17), (18) and (19)

\[ A_{av} = A = (A_1 + A_3) + (A_2 + A_4) \left( \frac{1-d}{2} \right) \]  
\[ B_{av} = B = B_1 \frac{d}{2} + B_2 \frac{(1-d)}{2} + B_3 \frac{d}{2} + B_4 \frac{(1-d)}{2} \]  
\[ C_{av} = C = C_1 \frac{d}{2} + C_2 \frac{(1-d)}{2} + C_3 \frac{d}{2} + C_4 \frac{(1-d)}{2} \]  

Similarly,

\[ y = \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \end{bmatrix} = \begin{bmatrix} 0 & 0 & -\frac{1-d}{2} & 0 \\ 0 & 0 & 0 & -\frac{1-d}{2} \\ 0 & 0 & -\frac{1-d}{2} & 0 \\ 0 & 0 & 0 & -\frac{1-d}{2} \end{bmatrix} x + \begin{bmatrix} 1 \\ 0 \\ 0 \\ 0 \end{bmatrix} u \] 
\[ x = \begin{bmatrix} x_5 \\ x_6 \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 \end{bmatrix} y \] 

The proposed State Space Model of the circuit is constructed and shown in equations (20) and (21)

Transfer function of the proposed circuit \( V_o/V_i \) (Audio Susceptibility) and \( V_0/I_i \) (Output Impedance) is calculated, considering \( R = 1000\Omega, L = 150\text{mH}, C = 470\mu\text{F} \) and \( d = 0.8 \). The Figure 11 depicts different damping
Fig. 11: Variation of Output voltage with Capacitance value

Fig. 12: Variation of Voltage Gain with duty Cycle

Fig. 13: Pole zero plot of the proposed circuit

conditions of the output voltage with the variations in capacitance. The capacitance of value 50µF gives critical damping.

\[
\frac{V_o}{V_i} = \frac{1418.5^2}{S^4 + 6.3835^2 + 47.285S^2} \quad (22)
\]

\[
\frac{V_o}{V_i} = \frac{-63833S^4 + 6.364 \times 10^{-12} S^2}{S^4 + 6.3835S^2 + 47.285S^2} \quad (23)
\]

The variations in the voltage gain with duty cycle obtained from the transfer function are described in Figure12. The plot is well satisfying the equation (23).
The same equation is derived using time domain analysis which shows better performance compared to other conventional boost converters [9]. The simulated results for the circuit also gives the same results under ideal conditions.

The pole-zero plot shown in Figure 13 gives the open circuit stability of the circuit. The poles are located (-3.1915+6.0906i and -3.1915-6.0906i) in the left half of S plane gives the exponential decay of the unwanted signals and disturbance to meet the stability condition. The rate of decay depends on the location of poles away from the imaginary axis. The pole-zero plot serves a good aid to design the components and parameters of the circuit and also for the study on disturbance or decaying properties considering the stability approach.

CONCLUSION

The proposed large signal model of the DC-DC converter with Cockcroft Walton Multiplier cell is constructed through the state space approach. All the different mode of operation is separately considered for state matrix, input matrix and output matrix. The averaged state space model is framed and analyzed with the simulated model. Good agreement between the proposed model and simulation gives the validity of the approach. The proposed model gives stable operation and verified with S domain Analysis.

REFERENCES