African Journal of Basic & Applied Sciences 9 (2): 75-80, 2017

ISSN 2079-2034

© IDOSI Publications, 2017

DOI: 10.5829/idosi.ajbas.2017.75.80

Survey on Performance and Energy Consumption of Fault Tolerance in Network on Chip

B. Naresh Kumar Reddy, M.H. Vasantha and Y.B. Nithin Kumar

Department of E.C.E, NIT Goa, NIT Goa, India

Abstract: Network on Chip is a communication subsystem, which has the logic for sending and receiving the data from different sources in a single IC, is adopting the technology of VLSI making it to be as compact as possible. However, the increasing probability of failures in NOC's has been raising concern among the researchers due to large scale integration of components. In specific the issues of fault-tolerance, increase in length of global wires of NOC has to be addressed for on chip and multi core architectures. This survey presents a perspective on existing NOC Fault-tolerant algorithm and a Corresponding distributed fault analysis strategy that encourages in observing the fault status of individual NoC components and their adjacent communication links. The analysis of the Fault-tolerant Network subjected to dynamic workloads for large scale applications is also equally important. This research paper mainly emphasizes on Fault tolerant NOC strategies summarizing over thirty research papers.

Key words: Fault Tolerance • Network on Chip • Core • Router

INTRODUCTION

The reason behind developing system-on-chip (SOC) architectures is the on-chip interconnect which plays a crucial role in managing the performance, energy and fault-tolerance of the overall system along with technology scaling [1]. Subsequently, design and analysis of scalable on-chip interconnects which are also called as Network-on-Chip (NoC) architectures, become thrust in recent research. Also, NoC configuration has become an alternate flavor on account of area, energy and reliability constraints in deep sub-micron outline. The increase in probability of permanent/ hard fault rates of NOC resulting from quickened maturing impacts forces the system to work in faulty environments. Apart from this, the challenges in the manufacturing of boards using deep sub-micron technology puts an additional constraint for the reliable communication within the NOC components. So, the architectures like Correspondence driven, switch-based etc. are evolving as the true standard to interface many IP blocks using standard topologies such as 2D mesh and torus [2].

A generic NOC architecture consists of several cores, NI and Router (R). The cores in NOC generally resembles the mesh, which is clearly depicted in Fig. 1 [3].




Fig. 1: NoC Architecture

These cores can be homogeneous e.g., CPU, or heterogeneous, e.g., audio-video cores, wireless transmitter and receiver, etc. In NoC every core is connected to a local router via Network interface. In the similar fashion, each router is thus connected to neighboring routers forming a packet based network on chip [4, 5].

Network Interface: A Network Interface, typically a part of NOC, acts as a communication medium between core and router; it is primarily used for packetization and depacketization of data. Packetization by definition decouples the data into packets of specified standard length and pushes the packets into the attached router [6]. Whereas, depacketisation couples back the detached

packets from the router at the receiving terminal point. In short, Network Interface is a system's interface between two equipment's operating on different protocols.

Routers (R): Routers are considered as heart of NoC. A router contains typically consists of 5 input/output ports. 4 of them connected to neighboring routers and the remaining one is connected to the local core. Each input port has 4 virtual channels and behaves as FIFO queues. Then these channels are multiplexed in time and the packets are sent to Crossbar. The Arbitration Unit (AU) controls the crossbar and is responsible for routing of packets. The routers in general are built up with the features of fault detection and correction [7,8] and hence there should be some mechanism to be adopted to implement the fault detection and correction while adhering to basic properties of the router. Different universities and institutes proposed diverse flavors of architectures for a router keeping switching and routing algorithms as the basis.

Network Topology: Network topology is a layout or structure of the network both in terms of physical and logical. Network topology represents the way in which nodes in a chip are connected to each other. Researchers proposed various homogeneous and heterogeneous network topologies keeping the performance and power consumption as the design criteria. Also, the increase in number of devices eventually leads to degradation of performance in a NoC. In fact the diminishing performance over the time is associated with increase in the fault-rates of the devices which later turned out to be the most dominating reason for the disgusting system halts in NoC. Therefore some techniques are compulsory to work the system even in faulty domains. The faults in a NoC could be categorized as permanent, intermittent and transient faults and researchers are proposing different techniques for each kind of the faults based on their behavior to different stimuli and time.

Related Research: In this section, we would like to present a comprehensive analysis of various contributions to the Fault tolerance mechanisms in NoC domain.

Core: As any of the earlier stated faults (permanent, transient and intermittent faults) occur at the core in NoC, the system performance gets directly affected leading to high energy consumption. Chen- Ling Chou *et al.*, Proposed Replacement of spare core [6-9] technique to

address this issue. The placement of the spare core in the system is chosen randomly using Fault tolerance mapping Functions [10]. Weighted Manhattan Distance (WMD), Link Contention Count (LCC) and System Fragmentation Factor (SFF) are the few parameters to be considered for this Fault-tolerant mapping function. The authors also conveyed one mapping process to minimize SFF by continuous selection of tiles having fewer neighbors as well as smaller Euclidean Distance (ED) in the region. At the outset, placement of spare core not only depends on the minimum distance between faulty core and spare core but also on the failure propagation characteristics over the rest of the system. The method proposed by Fatemeh Khalili and Hamid R. Zarandi [11], for spare core placement is able to efficiently perform the resource management and the failure containment is also significantly improved within the system. Here in this approach, the placement of spare core is done using WMD [12], available neighboring tiles (ANT) and Unmapped Neighboring vertices's (UNV). The proposed algorithm is as follows: Minimize WMD, if more than one tile is satisfied, i.e. Choose minimum $|ANT(t_{mn}) - UNV(VJ_{\parallel})|$ and then apply the spare placement algorithm (Calculate P_{critical} using WMD). This proposed technique reduces the communication losses and offers performance improvement, compared to previous cited work [13]. One of author presented NMAP algorithm [14], which is comparatively faster and says that, if you map the cores in a Network on chip based on bandwidth limitations, it is possible to minimize the communication delay. Author also explained both minimum-path routing and split traffic routing.

When tasks do not get accomplished in the core as expected, then it is implied that there is some internal fault [15] with in the core. Our Darin et al., presented a Task remapping strategy [16] to represent this kind of issues. It is online based solution mainly concentrates on permanent failures at cores in the NoC. He mainly mentions two aspects that have to account in NoC [17]. First one is partition problem i.e. Selection of core and the other is core mapping. Selection of core is important for running the tasks of the application and computational optimization is the challenge here. The second one the computational mapping, which actually maps the selected IPs to the tiles of NoC and Optimizing communication, is key in the second aspect. Chao Wang et al., proposed CRS-TS algorithm [18], to sustain in the situation when faults occur in Processing Element or core. This algorithm operates in two stages. In the first stage, two operations, i.e. row bi-shift operation and column shift operation, are performed. Alternatively we can use, CRS to generate an initial feasible topology. In the second stage, a tabu search algorithm is customized to revise the initial topology to further reduce the distance and congestion factors.

Network Interface: Network Interface (NI) is communication medium between core and router. Most of the Faults occur in NI are found to be in Look up Tables (LUT) [19], Input and output queue (FIFOs) [20] and Adapter. In Adapter, faults occur when protocol conversion mechanism is corrupted which is actually responsible for routing to the wrong destinations. In FIFO faults, typically data gets corrupted in the queue leading to false data reception and transmission. And similarly the faults in LUT generates the wrong routing paths.

Leandro Fiorin proposed Fault tolerance NI for Network on Chip [21] to address the above mentioned faults and its focus is on the building blocks of LUT, FIFO and FSM. Here, LUT could be implemented by Combination of non-programmable content addressable memory (CAM) and RAM lines, here evaluated two level architecture methodologies these are Error correcting/detecting codes and lines [22, 23]. FIFO is implemented using an offset register to store offset value and it will be added to the next working element in the FIFOs to read and write pointers for the respective read and write operations. FSM controlled Protocol Adaption in the NI operation is an emerging trend in error detection and correction in FSM. It works as follows: The information related to states of FSM is the format SECDED Hsiao code and comparing it with baseline reveals the presence of errors. Followed up by the error correction. A research paper on Multi Network Interface explained [24] that the earlier technologies take long time to deliver the packets in the case of hard/soft errors in the Network Interface. Hence instead of relying on the NI, the idea of multiple NI has been proposed. Thus failure of packet delivery through one NI is autonomously handled by another NI in the same router. The quad NI's have also been introduced there by improving the fault tolerance at the architecture level to the further extent. Heikki Kariniemi and Jari Nurmi presents new algorithm [25], MSI is NI of Micromesh and data is transferred to the entire NoC in terms of small size fixed packets due to the fact that small size packets could be stored in the buffers or memory. When the data is corrupted at that time, Direct Memory Access (DMA) transfers the data from memory to MSI HW, That MSI has the capability to detect the corrupted or faulty data using Cyclic Redundancy Check (CRC) sums and timers there by correcting the errors accordingly. Anup Das *et al.*, proposed centralized H/W Fault tolerance NI for NoC based on spatial division multiplexing. In that design, data is transferred from core/router to router/core without loss, a core transfers the data to FIFO and then to controller. The controller detects the error which in turn passes the data to the attached distributor nd finally it delivers the data via serialize [26].

Path: Faults that occur in the path of NoC are two types, Temporary Faults and Permanent faults, Syed. M.A.H. Jafri and et., proposed fault tolerant mechanisms. If the fault is found to be a temporary fault that is observed in a wire or buffer, Error correcting codes (ECC) [27] could be used for error detection and correction. When permanent fault occur in any one of the wire, it is solved by placing a redundant wire between routers as referenced by paper [28] and significant energy consumption reduction could also be achieved. The natural complex network proposed by the Amlan Ganguly et al., dragged the inspiration for small-world architecture [29]. Natural complex network generally contains the long-range links, it can be designed with the help of single-hop wireless channels. This proposed technology is energy efficient and offers high performance in the multi-core chips. In a traffic proposed architecture, the packet latency is high, considering this drawback Ogras and marculescu presented a novel design methodology for inserting application-specific long-range links to standard mesh NoC architecture [30]. Authors expressed that introducing long-range links plays crucial role both in the static and dynamic cases. During the times of heavy traffic, as per this architecture the addition of long range links reduces the packet latency and improves the performance, thus enhancing the throughput.

Router: Routers plays an active role in the whole operation of Network-on-Chip and holds the responsibility for the routing the packets to the corresponding destinations. Coming back to the topic of faults in the NoC, there are fair chances that faults could be seen in buffers, cross bars and switch allocators in the router.

The fine grained modular router architecture [1] is proposed by Jongman Kim and et., known as row-column decoupled router, to operate the router in faulty environments by concentrating on fault-tolerance, performance and energy. The fine grained modular architecture outnumbers in terms of features compared to

the earlier architecture. The key notable features include smaller crossbar (2×2) instead of larger crossbar (5×5), the path sensitive buffering scheme and the XY routing algorithm which comes in handy during the time of failures. According to it, suppose if RC router N fails, then the algorithm has the mechanism to bypass the traffic to router N + 1 router directly from N-1 router without being touching the router N. when one of the core in the series of adjacent routers gets disconnected from the network due to some faults, it is possible to transfer the data between those core shared routers by issuing a command of core recovery in NOC resulting in facilitating a backup path for the core [31] as proposed by Khalid Latif. Adan Kohler explained in his proposal that by introducing the CRC at the router input and outputs, the data could be transferred safely as modern CRC are capable of error detection and correction for every packet that is in its domain. In NoC, the router failures are due to the faults in a router is implicitly derived. Yung-Chang Chang proposed advanced fault tolerance scheme [32], by incorporating a spare router in the NoC. During the times of faults, the spare router gets inserted to the top of the row. This concept of spare router gave born to two other algorithms known as shift-and-replace-allocation (SARA) algorithm and defect-awareness-path- allocation (DAPA) algorithm. In the former algorithm, the local core is connected to other router at the time of router failures. where as in the latter, the path is dynamically allocated in the case of routing failures. The research paper [33] briefly discusses these two algorithms with an example.

Core: Place the spare cores among other free non-faulty processing cores [11] when faults occur in a particular core.. One of the author proposed side Spare core placement as cited at Fig 2 (b). FARM paper specifies that spare core could be placed randomly as shown in (c), whereas the dynamic placement of spare core is also possible as put forwarded by Fatemeh Khalili and Hamid R. Zarandi and pointed out in (d). Weighing against each of the above mentioned technique in the scenario of faults, the dynamic placement of the core turns out to be a clear winner. It offers better performance and optimizes the communication energy consumption.

Network Interface: The error detection and correction could be carried out by building blocks of NI. In LUT, CAM and RAM lines accounts for detecting and correcting the errors. In FIFO queues SECDED encoder makes the way for the smoother operation of NI in the case of permanent faults.

Path: Reiterating that faults in path are classified as temporary and permanent, Error Correcting Codes (ECC) are the savior in dealing with temporary faults in a wire or buffer. The packet encoded with Hamming Code extends the flexibility of error correction at the decoder if the data packets gets corrupted in the path of transmission serves as one of the example for Error Correcting Codes. With respect to the permanent faults, the addition of spare wire between the routers remarkably reduces the power consumption as examined by the research paper [28].




Fig. 2: Different spare core placement

Router: In the course of router failures or broken links between the core and the corresponding router, one researcher resolved this issue, by connecting every core to two routers. This allows the data transmission between the routers even if the core gets disconnected in one router and also the issue of core recovery for NoC architecture, as it contains the backup path for the core.

A lot has to be investigated or explored in the domain of NOC in providing the low cost and lower area occupancy solutions for the applications of embedded industry.

CONCLUSION

The performance and issues of energy consumption in the scenario of faults in NoC have been well explored by the researchers. The knowledge of best practices i.e. rigorous study of different design techniques and methodologies is obligatory for the fruitful implementation of the router. The following interesting techniques could be summarized with respect to the concepts of fault-tolerance and energy consumption in a router.

REFERENCES

- Kim Jongman, 2006. A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks, Proceedings of the 33rd International Symposium on Computer Architecture (ISCA'06) 0-7695-2608-X/06 \$20.00 © IEEE.
- 2. Bjerregaard Tobias and Shankar Mahadevan, 2006. A Survey of Research and Practices of Network-on-Chip, ACM Computing Surveys, pp. 38.
- 3. Nicopoulos, C., 2009. Network-on-Chip Architectures: ViChaR: A Dynamic Virtual Channel Regulator for NoC Routers, Lecture Notes in Electrical Engineering 45, DOI 10.1007/978-90-481-3031-3 3, © Springer Science Business Media B.V.
- 4. Lehtonen Teijo, 2007. Fault Tolerance Analysis of NoC Architectures, 1-4244-0921-7/07 \$25.00 © IEEE.
- Nicopoulos, C., 2009. Network-on-Chip Architectures: RoCo: The Row-Column Deco pled Router-A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks, Lecture Notes in Electrical Engineering 45, DOI 10.1007/978-90-481-3031-3_4, © Springer Science Business Media B.V.
- Ye Rong and Qiang Xu, 2014. Energy-Efficient Design Techniques, Energy-Efficient Fault-Tolerant Systems, DOI 10.1007/978-1-4614-4193-93, © Springer Science+Business Media New York.

- Hosseinabady Mohammad and Jose L. Nunez-Yanez, 2014. Fault-Tolerant Reconfigurable On-Chip-Network, Energy-Efficient Fault-Tolerant Systems, DOI 10.1007/978-1-4614-4193-9 3, Springer Science+Business Media New York.
- Schonwald Timo, 2007. Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007) 0-7695-2978-X/07 \$25.00.
- Chou Chen-Ling and Radu Marculescu, FARM: Fault-Aware Resource Management in NoC based Multiprocessor Plat forms, 978-3-9810801-7-9/DATE11/©2011 EDAA.
- 10. Ababei Cristinel and Rajendra Katti, 2011. Achieving Network on Chip Fault Tolerance by Adaptive Remapping, 978-1-4244-3750-4/09.
- 11. Khalili Fatemeh and Hamid R. Zarandi, 2013. A fault-tolerant core mapping technique in networks-on-chip, IET Comput. Digit. Tech., 7(6): 238-245.
- 12. http://grokbase.com/t/lucene/mahout-dev/ 082festv1e/weighted-manhattan-distance-metric.
- 13. Khalilia Fatemeh and Hamid R. Zarandi, 2012. A Fault-Tolerant Low-Energy Multi-Application Mapping on to NoC-based Multiprocessors, IEEE 15th International Conference on Computational Science and Engineering, 978-0-7695-4914-9/12 \$26.00 © IEEE.
- 14. Srinivasan Murali, S. and G.D. Micheli, 2004 Bandwidth-constrained mapping of cores onto NoC architectures, Design Automation and Test in Europe, pp: 896-901.
- 15. Jang Wooyoung and David Z. Pan, 2010. A3MAP: Architecture-Aware Analytic Mapping for Networks-on-Chip,978-1-4244-5767-0/10/\$26.00IEEE.
- Onur Derin, 2011. Online Task Remapping Strategies for Fault-tolerant Network-on-Chip Multiprocessors" NoCS '11, ACM 978-1-4503-0720-8.
- 17. http://www.doc.ic.ac.uk/~br/berc/integerprog.pdf.
- Wang Chao, 2013. An Efficient Topology Reconfiguration Algorithm for NoC based Multiprocessor Arrays, IEEE International Conference on High Performance Computing and Communications, 978-0-7695-5088-6/13 \$26.00.
- Lee Byeong Kil and Lizy Kurian John, 2009.
 Hardware Acceleration for Media/Transaction
 Applications in Network Processors,
 IEEE Transactions on Very Large Scale Integration
 (VLSI) Systems, 17(12).
- 20. Sathaye Shirish, 1994. FIFO Design for a High-speed Network Interface, 0-8186-6680-3/94 \$04.00 0 IEEE.

- Fiorin Leandro, 2014. Fault-Tolerant Network Interfaces for Networks-on-Chip, IEEE Transactions On Dependable And Secure Computing, 11(1).
- 22. Fiorin Leandro, 2011. Design of Fault Tolerant Network Interfaces for NoCs, 14th Euromicro Conference on Digital System Design, 978-0-7695-4494-6/11 \$26.00 © IEEE.
- 23. Hung Luong, D., 2007. Utilization of SECDED for Soft Error and Variation-Induced Defect Tolerance in Caches, 978-3-9810801-2-4/DATE07 © EDAA.
- 24. Rantala Ville, 2009. Multi Network Interface Architectures for Fault Tolerant Network-on-Chip," 9781-4244-3786-3/09/\$25.00 ©IEEE.
- Kariniemi Heikki and Jari Nurmi, 2009. NoC Interface for Fault-Tolerant Message-Passing Communication on Multiprocessor SoC Platform, 978-1-4244-4311-6/09/\$25.00 ©IEEE.
- Das Anup, 2012. Fault-Tolerant Network Interface for Spatial Division Multiplexing Based Network-on-Chip, IEEE comp.
- 27. MU-YUE HSIAO, 1969. Application of Error-Correcting Codes in Computer Reliability Studies, IEEE Transactions on Reliability, 1(3).
- 28. Jafri Syed, M.A.H., 2013. Energy-aware fault-tolerant network-on-chips for addressing multiple traffic classes, Microprocessors and Microsystems, 37: 811-822.

- Ganguly Amlan, 2011. Complex Network Inspired Fault-Tolerant NoC Architectures with Wireless Links, NoCS'11.
- Ogras Umit, Y. and Radu Marculescu, 2006. It's a Small World After All: NoC Performance Optimization Via Long-Range Link Insertion, IEEE Transactions On Very Large Scale Integration (Vlsi) Systems, 14(7).
- 31. Latif Khalid, 2012. Designing a High Performance and Reliable Networks-on-Chip using Network Interface Assisted Routing Strategy,15th Euromicro Conference on Digital System Design, 978-0-7695-4798-5/12 \$26.00 © IEEE.
- Kohler Adan, Gert Schley and Martin Radetzki, 2010. Fault Tolerant Network on Chip Switching With Graceful Performance Degradation, IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, 29(6).
- 33. Chang Yung-Chang, 2011. On the Design and Analysis of Fault Tolerant NoC Architecture Using Spare Routers, 978-1-4244-7516-2/11/\$26.00 © IEEE.