African Journal of Basic & Applied Sciences 7 (3): 137-146, 2015 ISSN 2079-2034 © IDOSI Publications, 2015 DOI: 10.5829/idosi.ajbas.2015.7.3.22292

Performance Evaluation and Experimental Validation of Random Pulse Position Pwm for Industrial Drives

¹T. Jarin, ²P. Subburaj and ³Shibu J.V. Bright

¹Bethlehem Institute of Engineering, Karungal, Tamil Nadu, India ²National Engineering College, Kovilpatti, Tamil Nadu, India ³Immanuel Arasar JJ College of Engineering, Marthandam, Tamil Nadu, India

Abstract: Random pulse width modulation (RPWM) in industrial drives is triumph in transferring of harmonic power from the detached spectrum of the output voltage to the unremitting spectrum and offers the merits viz. the operation free from an unpleasant acoustic noise and a mechanical vibration. The prime objective of this paper is providing a comprehensive investigation of performance of random pulse position pulse width modulation (RPPPWM) in a three phase voltage source inverter (VSI) fed induction motor drive through simulation and laboratory testing. RPPWM scheme randomly varies the pulse position in every switching cycle, where the idea is inducing the random characteristics in the PWM pulses at fixed switching frequency. The competence in spreading the harmonic power of sinusoidal PWM (SPWM), random carrier PWM (RCPWM) and the RPPWM are compared using simulation. The results are corroborated through the prototype VSI designed. The developed RPPPWM based on a SPARTAN-6 FPGA (XC6SLX45) device, disperses the acoustic switching noise spectra of an induction motor drive.

Key words: Field programmable gate array (FPGA) • Harmonic spread factor (HSF) • Power density spectrum • Random pulse position pulse width modulation (RPPPWM) • Voltage source inverter (VSI)

INTRODUCTION

The importance and the exploitation of voltage source inverters (VSIs) are growing unprecedentedly in industrial applications. The theory involved in the pulse width modulation (PWM) technique, which is employed to obtain the required output voltage in the line side of the inverter, decides the quality of the output. Sinusoidal Pulse Width Modulation (SPWM) technique has become the most popular and important PWM techniques for VSI based drive systems. PWM-VSIs are dominantly employed in the power conversion system in industry today [1]. Ahead of the SPWM, a large number of PWM switching pattern generators have been developed over the last four decades to meet the application dictated output waveforms. The ingenious PWM concepts not only guarantee quality output waveforms and also enhance the overall system performance [2-3]. Many VSI drives employ the SPWM and its variations due to their fixed switching frequency, low ripple current and welldefined/determined harmonic spectrum characteristics. These carrier-based PWM methods ascertain a "per carrier cycle average output voltage" equal to the reference voltage. The generation of PWM patterns through modulation is just amplitude to width transformation and their harmonic profile is deterministic, are called as deterministic PWM methods.

Apart from requirements like reduced distortion, enhanced fundamental, easy filtering etc. the industrial drives added few more constraints over the VSI drives, which are reduced the emitted acoustic noise and the mechanical vibration. The output voltage spectrum of any deterministic PWM method has a large number of components around harmonic the switching frequency and its multiples. Thus acoustic noise, radio interference and undesirable harmonic heating are generated in the ac motor drive systems. The acoustic noises and the vibrations can only be suppressed if distinct harmonic clusters present in the the deterministic PWM methods are spread over entire range

Corresponding Author: T. Jarin, Bethlehem Institute of Engineering, Karungal, Tamil Nadu, India.

of frequency instead of being clustered. That is, rather than having few numbers of dominant harmonics, having more number of harmonics with insignificant magnitude. If the pulse position or the switching frequency is randomly varied, the harmonics content will spread over wide range and the specific harmonic parts can be significantly reduced. This is the essential operation principle of random pulse width modulation (RPWM) techniques which have received much attention in the recent years [4].

Constraining discrete dominant harmonics in the voltage harmonics spectrum for reducing the acoustic noise in the industrial drives has been instigated [5]. The application of RPWM concepts are well established for voltage source inverters and dc-dc converters. Hamid Khan et al have proposed a discontinuous and randomized-modulation technique based on space vector calculation, intended for electric-drive oriented hybrid electric vehicle [6]. A fixed-carrier-frequency RPWM method based on a modified carrier wave has been proposed for modulation. Based on simulations and experimental measurements, it is shown that the spread effect of the discrete components from the motor current spectra and acoustic spectra is very effective and is independent from the modulation index. The flat motor current spectrum generates an acoustical noise close to the white noise, which improves the acoustical performance of the drive [7]. A dual randomized PWM technique has been devised as a hybrid of Randomized Pulse Position Modulation (RPPM) and Randomized Carrier Frequency Modulation [8]. With the modulating principle, a mathematical model of Power Spectral Density (PSD) of the output voltage has also been developed. PSD analysis shows that the proposed scheme is more effective on spreading PSD.

Thorough investigation on the performance of random pulse position pulse width modulation (RPPPWM) in a three phase voltage source inverter (VSI) fed induction motor drive through simulation and laboratory testing is presented in this paper. The competence in spreading the harmonic power of sinusoidal PWM (SPWM), random carrier PWM (RCPWM) and the RPPWM are compared. The results are corroborated through the prototype VSI designed. The proposed Random Carrier PWM architecture has been designed using the VHDL language. The functional simulation of the architecture has been carried out using the tool Modelsim 6.3. The Register Transfer Level (RTL) level verification and implementation are done using the synthesize tool Xilinx ISE 13.2. Then the designed architecture has been configured to the SPARTAN-6 FPGA (XC6SLX45) device[9].

Random PULSE POSITION Scheme: RPPPWM spreads voltage and current harmonics over a wide frequency range by incorporating randomness in the switching pulse positions. Fig. 1 illustrates the fixed switching frequency RPPPWM scheme, which consists of logical circuits and random bits generator. Here the fixed frequency triangular carrier and its inverted form (180 degree shifted) are considered. The gating pulses are generated separately for both the types of carrier and hence pulses of two groups are available (P_1-P_3) and $(Q_1 \text{ to } Q_3)$. The selection of among these two groups is done using a select signal, pseudorandom binary sequence (PRBS) bits. If the PRBS bit is 1, pulses $(P_1 P_3)$ are selected else $(Q_1 \text{ to } Q_3)$. Once the group is selected then lingering pulses (either (P_4-P_6)) or $(Q_4 \text{ to } Q_6)$) are generated by inverting $(P_1 - P_3)/(Q_1 \text{ to } Q_3)$. The complete steps involved with the RPPPWM are presented in Fig. 2.

A linear feedback shift register (LFSR) is based on linear XOR or XNOR feedback logic in which the initial values of the shift register, shift register taps and feedback logic determines the output sequence. The shift register are combined with XOR or XNOR logic and then feed back into the shift register input. Fig. 3 shows the Random 8-bits generator.

Simulation Study: A simulation study is carried out using MATLAB 7.10a software for a VSI with input dc voltage, V_{dc} =415V at entire range of modulation index (M_a). The carrier frequency (f_c) is taken as 3kHz. The load is a three-phase squirrel cage induction motor load (0.75kW and 2.5A) and ODE Solver ode23tb is used. Figures 4 and 5 show the simulation results of the line-line voltage and phase current waveform of the motor respectively. Archetypal harmonic spectrum and power density spectrum (PDS) are presented for Ma=0.8 and 1.2 from Fig. 6 to Fig. 9.

Table 1 compares sinusoidal, random carrier (RC) and random position PWM methods in terms of output fundamental voltage (V_1), THD and harmonic spread factor (HSF) [9]. From the results, it is understood that both RC and RPP PWM methods offer higher output voltage, lesser THD and minimum HSF than the conventional SPWM. Output voltage of the RPPPWM is little higher than RCPWM while HSF of them are almost equal.



African J. Basic & Appl. Sci., 7 (3): 137-146, 2015

Fig. 1: Fixed switching frequency with random pulse position scheme



Fig. 2. Step involved in RPPPWM



African J. Basic & Appl. Sci., 7 (3): 137-146, 2015

Fig. 3: Feedback shift register



Fig. 4: Simulated line-line voltage waveform for M_a=0.8



Fig. 5: Simulated line current waveform for Ma=0.8



Fig. 6: Spectrum of output voltage (Ma=0.8)



Fig. 7: Power spectral density (PSD) for Ma = 0.8



Fig. 8: Spectrum of output voltage (Ma=1.2)



Fig. 9. Power spectral density (PSD) for Ma= 1.2

Table 1: Comparison of Spwm, Rcpwm and Rpppam

		•		· .									
	$V_1(V)$			THD	%		HSF						
Ma	Sine	e RC RPP		Sine	RC	RPP	Sine	RC	RPP				
0.2	49	75	76	258	241	241	8.3	4.9	4.8				
0.4	76	137	140	164	168	166	6.1	4.7	4.4				
0.6	114	211	213	121	122	121	5.9	4.6	4.3				
0.8	153	294	294	91	89	89	5.6	4.1	4.0				
1.0	170	367	368	81	66	66	5.2	3.7	3.6				
1.2	190	395	400	68	58	56	5.0	3.5	3.2				

Hardware Implementation: The proposed Random Carrier PWM architecture has been designed using the VHDL language. The functional simulation of the architecture has been carried out using the tool Modelsim 6.3. The Register Transfer Level (RTL) level verification and implementation are done using the synthesize tool Xilinx ISE 13.2. Then the designed architecture has been configured to the SPARTAN-6 FPGA (XC6SLX45) device. The functionality of each block in the architecture is simulated thoroughly using the Modelsim software.





Fig. 10: Generating PRBS

The detailed flow is represented in the Fig. 7 as a flow chart. The algorithm involved in the RCPWM implementation is diagrammed in Fig. 8. The triangular data is initialized first and inverse triangular data is derived from it. From the fed sine reference data of 'A' phase, data from 'B' and 'C' phases are derived. The pulses for the upper devices are generated by comparing triangular and three sinusoidal references. Similarly, another group of pulses are obtained from inverted triangular carrier. Now the LSFR sequence select is used to choose between the pulse groups. Fig.10 details the algorithm employed for generating LFSR sequence in field programmable gate array (FPGA).

The gating pulses generated by the VHDL design for the positive and negative group switching devices of inverter are analyzed in the Modelsim software. The gating pulses generated for the modulation index 0.8 is presented in Fig. 11. Fig. 12 shows the RTL diagram and the complete timing analysis is presented in Fig. 13. Experimental voltage and current waveforms are depicted in Fig. 14. Representative harmonic spectrum for Ma=1.2 is given in Fig. 15.



African J. Basic & Appl. Sci., 7 (3): 137-146, 2015





Fig. 12: RTL Diagram for implemented RPPPWM architecture design

African J. Basic & Appl. Sci., 7 (3): 137-146, 2015

-	Acomodule/oli	1			-	-		1		-					1				10		-			-1-		-	
	/topmodule/st	ń		1		1									1		1		T								_
H	Acomodule/ruise1	ň			Г	1		T	7	rh.		7			+		Г	1	-h		7	-	1	rh.	-	7	T
	//onmodule/nisce4	ň		=	-		77	Ħ	1	117	-	H	11	-		1	=			=	1	H			-	1	5
-	Acomort le /nutre?	ň	FT.	H	F	Ħ	H		-	Ħ	F	=	H		Ħ.	H		-	Ħ	F	5		1 1	4	1	51	-
2.0	Acomodule/publes	ñ		Ħ h	=		1 7	Ħ.	1	117	=	H	1			1	=	H		=	1	H.	H		=	F	f
-	Roomodule/puble5	0				Ħ	н		-	耑	-	41			Ħ.			= 1	+	-	-11	-		Ħ	1	-	-
	Roomodule/pulses	0		H	H			#			-	H	1	H		1		H		=	-	H	H	1	-	1	H I
-	Nopmodule/patiez	0000000	Fry	1		try	77	m	-	YY	VY	77	1	-	trr	TT	WY-	m	TT	rt	7	17	1	11	T	TT	TT
-	Acomodule/address12	01000010	H+++			+++	++	#	++	**	++	**	₩		***	++		+++	**	++	++	**	**	₩	++	**	++
-	Accorded a laddaw 20	10000100	H+++			***	+++		++	**	++	**	₩	~~~	**	++	**		₩	₩	++	**	++	***	++		++
	Accounter and a fair of	1000100	₩	-	44	+++	+++	1	++		**	**	₩.	₩4	44	44	4A	44	44		-++	**	++	₩	++	₩	
-	Accorded a lain 120	COULDED DO	+++		44	+++	++		++	14	++	**	₩.	444	-	tr	4	++	-	4	++		**	₩	++	₩	++
	According (am 240		14	4	44	***	++	44		-	**	**	₩	₩4		**	***		**	**	-++	**	++	₩	**	14	**
Ч	According and 40	00000000	nnr	Inn	0.01	100		nni	100	100	100			nni		100	HA.		H.	nn		mn	nn	싶습	in n	00	11
	Accounted to Jolk 12 Fresh	1	100	444	ЦU	цu	uuu	ццц	uu	ЦЦ	UU I	JUL	1111	JUU	ЦU	uu	JUL	UUU	JUL	I U L	JU	U U		ЦЦ	444	JU.	10
-	Acomodule/chit2_onin	-		-		1 0	_					1 1	-	-	1.6	-	-				1			-	-	1	
	Acomodule Asianaladat				_			-			_			_		_	_		-		-		_	-	-		
	Acomod le hiandedat	01111111111	<u> </u>		_	1		-	_		_		_		-	_				_	_	-	_	-			
-	Accord de Ariandiadat	011111111111	⊢	-		-											- 11				_	-				-	-
	Acomodule/margiesan	0	2	-	_	-				-		-	_		-		-				_	-	_	-		-	_
-	Account la la dantart	ő	-	-	_	-		+	_	-	_	-		_	-		+-		+	_	_	-	_	+		-	-
	Acomodule/postestar	0110011010	01100	11010	-	-		+		-		-	_		-		-		+		_	-		+		-	-
-	Reproduct vin		11100	1010	vv	+ + +	~~~	tr	vv	-		11	YY	TY	tr	Y	+	Y	-	YY		m	-	-	2	~	
	Acomodule/simpliase0		#	+++	++	+++	+++	++	++			++	++	++	₩	the	tr	tri	+	\Rightarrow	+	H	+	+	#	+	#
-	Accounted an prosec		H-	14	14	+++		++	++-	+		++	++	++	++-		++		++	++	+	H	#	+	#	4	+
-	Accordule/anphases	000000000000000000000000000000000000000	+		-+	***		++	₩-	**		++	++	**	++-		++	14	+		+	H		+		-	#
	Accorded an priose 1	000000000000000000000000000000000000000	14.A		<u></u>		11	44	11		المال		11	11			4		+	11	-		ب	+	اساب	44	<u>سام</u>
-	Acomodule/simphase11	000000000000000000000000000000000000000	000000	00000	00000	000		+		+		-	-	_	+		+-		+		_	-	_	+		-	-
	Acomodule/singliased	000000000000000000000000000000000000000	00000	00000	00000	000	_	+	_	+	_	-	-	_	+	_	-		+	_	_	-	_	+		-	-
-	Accorded a language of	000000000000000000000000000000000000000	TYY	1000	777	000	~~~~	+	m	-	~~	-	~~	vv	+-	m	+	m	+	~	-			-	0	~	-
-	Acomodule/supriesez)	000000000000000000000000000000000000000	4	41	1h	+++	+++	++	++		-	++	++	++	++		++	+++	++	++	+	H	+	+	44	4	4
-	According for the	0	1	-	1	14		-	A.L	1		4	11	11			44	4	+1	-	4	-	4	+	4	4	-
	Prophiocule/pros		-	-	_	-		-	_			-				-	-	L	-				-	-	1		-
	sichilicome/bibit	9						_					_		_							_					_

Fig. 13: Complete timing analysis



Fig. 14: Experimental voltage and current waveforms



African J. Basic & Appl. Sci., 7 (3): 137-146, 2015

Fig. 15: Representative Spectrum for Ma=1.2

CONCLUSION

RPWM has become a viable remedy to the acoustic noise and vibration in industrial drives and replaces deterministic PWM. Indeed by spreading the power spectrum as a continuous noise, this clause of techniques complies better with Electro-Magnetic Compatibility (EMC) standards for conducted Electro-Magnetic Interferences (EMI) and allows reducing the emitted acoustic noise in Variable Speed Drives (VSDs). The presence of discrete dominant harmonics mainly contributes to high vibration and noise under conventional SPWM. A random pulse position PWM technique for a three-phase VSI-PWM inverter system for an induction motor control to reduce the annoving tonal noise and resonant vibration from ac machine drive is described. The idea of the developed RPPPWM is randomly varying the instantaneous pulse position from one carrier cycle to the next; the frequency distribution of harmonics is spread in a wide frequency range. The major advantage for using such a strategy is non-repetitive output spectral characteristics, which results in reduction of torque pulsations in motor drive systems. Experimental results show the reduced HSF and

the well distributed power density spectrum which is not usually present with conventional sinusoidal modulation. Random PWM scheme is implemented by a logical pseudo random number generator with the aid of a high-performance FPGA SPARTAN-6 XC6SLX45 that serves as modulator and controller for the three-phase voltage source inverter.

REFERENCES

- Chiasson, J., L.M. Tolbert, K. McKenzie and Z. Du, 2004. A complete solution to the harmonic elimination problem, IEEE Trans. Power Electron., 19(2): 491-499.
- 2. Atif Iqbal, Sk Moin Ahmed, Mohammad Arif Khan and Haitham Abu-Rub, 2010. Generalised simulation and experimental implementation of space vector PWM technique of a three-phase voltage source inverter,International Journal of Engineering, Science and Technology, 2(1): 1-12.
- 3. Houldsworth, J.A. and D.A. Grant, 1984. The Use Harmonic Distortion to Increase the Output Voltage of Three-Phase PWM Inverter, IEEE Transaction on Industry Application, 1(20): 1224-1228.

- Bech, M.M., J.K. Pedersen and F. Blaabjerg, 2000. Random modulation techniques with fixed switching frequency for three-phase power converters", IEEE Trans. Power Electron., 15(4): 753-761.
- Lynn Kirlin R., Sam Kwok, Stanislaw Legowski and Andrzej M. Trzynadlowski, 1994. Power Spectra of a PWM Inverter with Randomized Pulse Position, IEEE Transactions on Power Electronics, 9(5): 463-472.
- Khan Hamid, El-HadjMiliani and Khalil El Khamlichi Drissi, 2012. Discontinuous Random Space Vector Modulation for Electric Drives: A Digital Approach, IEEE Transactions on Power Electronics, 27(12): 4944- 4951.
- Laszlo Mathe, Florin Lungeanu, Dezso Sera, Peter Omand Rasmussen and John K. Pedersen, 2012. Spread Spectrum Modulation by UsingAsymmetric-Carrier Random PWM, IEEE Transactions on Industrial Electronics, 59(10): 3710-3718.

- Boudjerda, N., A. Boudouda, M. Melit, B. Nekhoul, K. El Khamlichi Drissi and K. Kerroum, 2011. Optimized Dual Randomized PWM Technique for Reducing Conducted EMI in DC-AC Converters, Proc. of the 10th Int. Symposium on Electromagnetic Compatibility (EMC Europe 2011), pp: 701-706.
- Jarin, T. and P. Subburaj, 2013. Comprehensive Investigation on Harmonic Spreading Effects of SPWM and RPWM Methods, European Journal of Scientific Research, 103(2): 296-303.