

Design of Twin Precision Multiplier with Low Power and Area Using Clock Pipelining

¹Priya Stalin and ²C. Arun

¹Department of Electronics and Communication Engineering, St.Peter's University,
St.Peter's Institute of higher education and Research, Chennai, India

²Department of Electronics and Communication Engineering,
RMK College of Engineering and Technology, Chennai, India

Abstract: Design of a twin precision multiplier with less consumption of space for gates is the main objective of this paper. The existing system uses the twin precision multiplier as one n bit multiplier based on the length of the inputs. The drawback of this system is that it occupies the largest area of hardware. To overcome this drawback, a new technique to reduce the size of architecture is introduced. The results of the system will reduce the area to 50% occupied by gates using a novel method called clock pipelining.

Key words: Twin precision • Clock pipelining • Low power • Low area

INTRODUCTION

Multiplication is an essential function in basic arithmetic operations that is present in many parts of digital computers especially in Signal processing applications such as graphics and computation system [1]. Multiplication is nothing but a series of repeated additions. Multiplication process includes multiplicand and the product. The number that is to be added is called multiplicand and result of it is the product. The number of times that the multiplicand is added is called as multiplier [2]. In most of the digital systems such as computers, the number of bits will be the same in the given operands. The length of the result between two integers will be double the operand length generally which saves the informations [3].

Steps in a Multiplication Process: The multiplication process is always the product of two binary numbers. The process involves an addition operation and a shifting in each addition also which takes place in one multiplier bit [4]. Arithmetic circuits form an important class of circuits in digital systems. Among arithmetic operations, multiplier requires more hardware resources in digital systems [5]. The steps involved in the multiplication process are signed and unsigned. It can be explained through some algorithms [6].




Fig. 1: Flow Diagram of Multiplier

Unsigned and Signed Multiplication Algorithm:

Unsigned Multiplication can be done using serial addition. At every step of the multiplication process that starts from the LSB of the multiplier, a single bit multiplier is functioned to give a partial product [7]. The result of this multiplier is further shifted right by single bit before adding to the next bit multiplication. Then, the carry from the result is used to provide the next bit [8]. At every

stage, the LSB of the addition becomes one bit of the result similar to unsigned multiplication process, signed multiplication can be done using serial addition [9]. For an unsigned process, the carry out provides the last fifth bit. But this bit is not suitable for signed addition if the sign of the two numbers are different [10]. Therefore, to ensure that a 4-bit signed addition gives the correct 5 bit result. The input numbers must first be sign extended to form a 5-bit signed number before the addition [11].

Multiplier and its Types: Multiplication is a complex arithmetic operation, which possesses relatively high signal propagation delay, high power dissipation and large area requirement. When choosing a multiplier for a digital system, the bit width of the multiplier is required to be at least as wide as the largest operand of the applications that has to run on that digital system. The bit width of the multiplier is, therefore, often much larger than its operands, which leads to excessive power dissipation and long delay. Several multipliers with the same bit width could also be used in a Single Instruction Multiple Data fashion, in order to increase throughput, thus reducing total execution time for multiplication-intensive applications. Multipliers can be classified based on which data words are accessed, namely:

- Serial form,
- Parallel form,
- Serial-parallel form.

Depending on the application requirements multipliers can be classified since the multiplication can be performed at a faster rate and others concentrate on less hardware and moderate speed. There are different types of multipliers based on architecture, function, power consumption etc. But basically there are three types of multipliers. They are

- Binary Multiplier
- Array multiplier
- MAC Multiplier

In the binary number system the digits, called bits are limited to the set $[0, 1]$. The result of multiplying any binary number by a single binary bit is either 0 or the original number. This makes forming the intermediate partial-products simple and efficient. The sum of partial-products is the only way to consume time for binary multipliers. The only one approach is to produce the

		1	1	0	1		Multiplicand
x		0	1	0	1		Multiplier
<hr/>							
	1	1	1	1	1	0	1
	0	0	0	0	0	0	0
	1	1	1	1	0	1	
+	0	0	0	0	0		
<hr/>							
	1	1	1	1	0	0	0 1=-15 Product

Fig. 2: Multiplication process

single partial-products for a single time and sum up them to get the result. Often these are implemented through software on processors but that do not have a hardware multiplier, this technique works correctly, but it is slow because a single machine cycle is required to sum up each additional partial product.

Multiplier can be implemented directly in hardware where the above approach does not provide good performance. The two main classifications of binary multiplication are signed and unsigned numbers. Multiplication of digits include a series of shifting the bits and series of adding the bits. The two numbers are multiplicand and multiplier which then are combined to produce the result. Considering the bit representation of the multiplicand $x = x_{n-1} \dots x_1 x_0$ and the multiplier $y = y_{n-1} \dots y_1 y_0$ in order to produce the product, up to n shifted operations of the multiplicand are to be added for unsigned multiplication. The whole process can be classified into three steps, such as generation of partial product, partial product reduction and final addition.

Array Multiplier: The Fast power efficient circuit block switch-off scheme proposes a double switch circuit block switch scheme capable of reducing power dissipation during down time by shortening the settling time after reactivation. The drawbacks of this scheme are the necessary of two independent virtual rails and two additional transistors for switching each cell. A power scalable pipelined Booth multiplier design which has scalable pipelined architecture presents a multiplier using Dynamic Range Detection unit. This unit is used to select the input operand with a smaller effective dynamic range to yield the Booth codes.

There are three separate Wallace architectures of trees for the 4X4, 8X8 and 16X16 multiplications. This will certainly induce area and capacitance penalties. Under a CMOS technology, this design can obtain a twenty percent power reduction over the conventional




Fig. 3: Array Multiplier




Fig. 4: Simple MAC Architecture

multipliers. But there is a forty four percent area overhead. Partially guarded computation divides the arithmetic units into two main categories such as adders and multipliers, turns off the unusable part in order to reduce the power consumption.

Multiplier and Accumulator: The inputs for the MAC are to be fetched from memory location and fed to the multiplier block of the MAC, which performs multiplication and gives the result to the adder which accumulates the result and then stores the result into a memory location. This entire process is to be achieved in a single clock cycle (Weste and Harris, 3rd Ed). The architecture of the MAC unit which has been designed in this work consists of one 16 bit register, one 16-bit Modified Booth Multiplier, 32- bit accumulator. A Modified Booth multiplier is used instead of conventional multiplier because it increases the MAC unit design speed and reduce multiplication complexity.

SPST Adder is used for the addition of partial products and a register is used for accumulation. The operation of the designed MAC unit is as in Equation 2.1. The product of $A_i \times B_i$ is always fed back into the 32-bit accumulator and then added again with the next product $A_i \times B_i$. This MAC unit is capable of multiplying and adding with the previous product consecutively up to as many times as required.

Twin Precision Multiplier: In high performance digital systems such as microprocessors, FIR filters and digital signal processors etc., the multiplier is one of the key hardware blocks. So the design of multipliers stand challenging with advancement in technology. Many researchers have tried and are trying to design multipliers which offer either of the following- high speed, low power consumption, regularity of layout and hence less area or even combination of them, thereby making them suitable for various compact, low power and high speed VLSI implementations. However area and speed are two conflicting constraints. So, improving speed results in larger area and vice versa. Hence we try to find out the best trade off solution amongst them.

In recent trends the column compression multipliers are popular for faster computations due to their higher speeds [1-2]. The first column compression multiplier was introduced by Wallace in 1964 [3]. In 1965, Dadda altered the approach of Wallace by starting with the exact placement of the (3,2) counters and (2,2) counters in the maximum critical path delay of the multiplier [4]. In 2006, H. Eriksson along with his research team presented HPM reduction tree structure that has an ease of layout compared to Dadda's approach [5]. Compared to Dadda, HPM is slightly faster and consumes lesser power while area remains the same. So implementation of the multiplier design using HPM is done.

The total delay of the multiplier can be split up into three parts: 1. The Partial Product Generation (PPG) 2. The Partial Product Summation Tree (PPST) and 3. The Final Adder [6]. Of these the dominant components of the multiplier delay are due to the PPST and the final adder. The relative delay due to the PPG is small. Therefore significant improvement in the speed of the multiplier can be achieved by reducing the delay in the PPST and the final adder stage of the multiplier. Here the PPST delay is reduced using faster multiplication technique of performing the N-bit multiplication by '4' N/2-bit multiplications running in parallel and by using a hybrid adder the final adder delay is reduced.

The bit width of the multiplier is same as that of the bit width of the largest operand of the application that the processor executes. But most of the times the operands do not occupy the maximum width and utilizes the resources unnecessarily which results in power loss. In the year 2005 Magnus Sjalander explored this idea to reduce this type of power consumption by using operand guarding technique and named it as Twin Precision Technique [6]. Now in this paper utilizing the same property for reducing the power and operator isolation is being performed using clock gating technique. The remaining paper is organized as follows: Section II describes the design of the faster multiplier structure. Section III describes the design of hybrid adder and clock gating. Section IV is all about result analysis. Section V is the Conclusion. Section VI includes the bibliography.

Twin Precision multiplier is a type of unsigned multiplication process. It can be implemented using both unsigned and signed multiplication process. In an unsigned binary multiplication each bit of one of the operands called the multiplier is multiplied with the second operand called the multiplicand. Thus one row of partial products is generated. Each row of partial product is shifted according to the position of the bit of the multiplier forming what is commonly called the partial-product array. Finally, partial products that are in the same column are summed together, forming the final result. But the unsigned multiplication is of limited use. It can be implemented using signed multiplication process through algorithm called Baugh-Wooley(BW).

The BW algorithm is a direct way of doing signed multiplications. The creation of the reorganized partial-product array comprises of three steps: *i)* the most significant partial product of the first $N-1$ rows and the last row of partial products except the most significant has to be negated, *ii)* a constant one is added to the N th column, *iii)* the most significant bit (MSB) of the final result is negated.

Literature Survey: Multiplication is one of the essential operations in Digital Signal Processing (DSP) applications like Fast Fourier Transform (FFT), Digital filters etc. With the advancements in technology, researches are still going on to design a multiplier that consumes less power or has high speed or occupies less area or a combination of these in a single multiplier. This makes the multipliers to be used for high speed or low power VLSI applications. The Braun's multiplier is one of the parallel array multipliers which is used for unsigned number




Fig. 5: Block diagram using HPM Implementation




Fig. 6: Block diagram of Twin Precision Multiplier using Baugh-Wooley.

multiplication. The dynamic power of the multiplier can be reduced by using the bypassing techniques. The delay can be reduced by replacing the ripple carry adder in the last stage by fast adders like Carry look ahead adder and Kogge stone adder. This paper presents a comparative study among different types of bypassing multipliers for 4*4, 8*8 and 16*16 bits and their architectural modifications using different FPGAs like Spartan – 3E, Virtex – 4, Virtex – 5 and Virtex – 6 Lower power using Xilinx 13.2 ISE tool from which the delay and the dynamic power and cell area reports are obtained using RTL Compiler using Cadence in 90 nm technology. Low power consumption and smaller area are some of the most important criteria for the fabrication of DSP systems and high performance systems. Optimizing the speed and area of the multiplier is a major design issue. However, area and speed are usually conflicting constraints so that improving speed results mostly in larger areas. In our work we try to determine the best solution to this problem by comparing a few multipliers. This paper presents an

