

Fault-Tolerant Voltage Source Inverter for Permanent Magnet Synchronous Motor

Ritesh Kumar Jha and K. Lingeswaran

Department of EEE,
Bharath University, Selaiyur, Chennai, India

Abstract: A two level fault tolerant voltage source inverter(VSI) for permanent magnetic drives is designed and tested. Generally a two level inverter consists of three legs. In this case an extra (redundant) leg is added that replaces the fault leg. Extra leg is added by using by back to back connected thyristor this inverter works on both open circuit and short circuit fault. The main advantage is post fault performance is same as normal prefault operation and fault compensation is fast such that there is negligible disturbance in the operation. It is verified by using a field oriented control of a permanent magnet synchronous motor.

Key words: Fault tolerance • Permanent magnet synchronous machine (PMSM) • Reliability • Voltage source inverter (VSI)

INTRODUCTION

Generally industrial drives consists of many parts such as power electronic converter, a digital controller, feedback sensor and motor. A fault in any one of the parts will stop the drive running or it may affect the drive performance. Some critical application such as power plant, railway locomotives, aerospace, automobiles, etc. where the fault tolerance of a drive is very important. For an industrial processing plant a fault in single drive can result in tremendous damage of materials and machines. Follow-up cost due to fault can amount to huge sum. So the fault tolerance is the area of great interest for modern drive solution [1].


To sort out this problem various theories are proposed as for example according to some topology for proper operation with some topology, the neutral point of the motor or faulted leg has to be connected to the midpoint of the dc voltage link, created using the use of two capacitors. In this type of control, the inverter should be over-rated so as to produce the rated torque output. A valid alternative that does not require the availability of the dc link midpoint is proposed in at the cost of using additional components. Though it needs additional components, it gives 100% output at post-fault operation, without overloading the inverter. However, this topology uses auxiliary capacitors and fast-acting semiconductor

fuses to isolate the faulted leg. The rating and the size of the capacitors increase with the rating of the inverter. The presence of fuses increases the cost of the inverter and also dc bus parasitic inductance.

In case of a fault in converter or machine, the remaining motor can continue to operate. Reduction of torque in case of a fault in converter or machine, the remaining motor can continue to operate. Reduction of torque in case of a fault in one phase of the drive can be compensated by over-rating the remaining healthy phases. A modular parallel redundant system has been proposed in, where two complete setups of drive systems are arranged on a common shaft and all the motor phases are driven by independent single-phase inverters. A fault in any set of the drive reduces the output power to 50%. A fault-tolerant inverter topology similar to has been proposed in but using the back-to-back-connected IGBTs for isolating the faulted leg. These IGBTs increase the cost of the inverter and also losses in the inverter are increased due to on-state resistance of the isolating devices.

The all above proposed theory increase the cost, losses and decrease the performance. This paper proposes some modification to the existing topology such that there is no compromise between the cost and performance of the inverter. Back to back connected thyristors are used in place of electromechanical relays.

Block Diagram for Proposed System



Three phase voltage-fed PWM inverters are recently showing growing popularity for multi-megawatt industrial drive applications. The main reasons for this popularity are easy sharing of large voltage between the series devices and the improvement of the harmonic quality at the output as compared to a two level inverter. In the lower end of power, GTO devices are being replaced by IGBTs because of their rapid evolution in voltage and current ratings and higher switching frequency. The Space Vector Pulse Width Modulation of a three level inverter provides the additional advantage of superior harmonic quality and larger under-modulation range that extends the modulation factor to 90.7% from the traditional value of 78.5% in Sinusoidal Pulse Width Modulation.

An adjustable speed drive (ASD) is a device used to provide continuous range process speed control (as compared to discrete speed control as in gearboxes or multi-speed motors). An ASD is capable of adjusting both speed and torque from an induction or synchronous motor. An electric ASD is an electrical system used to control motor speed. ASDs may be referred to by a variety of names, such as variable speed drives, adjustable frequency drives or variable frequency inverters. The latter two terms will only be used to refer to certain AC systems, as is often the practice, although some DC drives are also based on the principle of adjustable frequency [2].


System Description: The fault -tolerant inverter of this type consists of four legs, with one leg as redundant. The redundant leg is normally not used when the standard three legs are working without any fault. Back-to-back-connected thyristors (IS_a , IS_b , and IS_c) are

connected between output terminals of the inverter (V_a , V_b and V_c) and corresponding motor phases. These thyristors are used as isolating switches of faulted leg. Additional three thyristors (TH_a , TH_b and TH_c) are connected between the out-put terminal of redundant leg (V_r) and motor phases.

The rating of the thyristors is the same as that of the IGBTs. During the normal operation, isolating thyristors (IS_a , IS_b and IS_c) are always turned ON, which may cause undesired conduction losses.

Different faults that can affect the drive's operation are as follows:

- Single-IGBT open-circuit fault,
- Single-IGBT short-circuit fault,




Operation for the Single IGBT Open Circuit Fault: Standard three-phase two-level VSI with an open switch fault (S_{ap} open) controlling an ac machine. When one of the IGBT does not turn ON, in the case of motor operation, current in that phase is zero for a half-cycle, either positive or negative half-cycle depending on whether it is upper IGBT or lower IGBT.

Different methods for detecting the open-circuit fault of the IGBT are available in the literature. Some methods are based on the using voltage sensors and some are based on software techniques without using any additional hardware. According to the open-circuit fault of the IGBT can be detected by inserting voltage sensors at desired locations. Depending on the location of the voltage sensor inserted, the fault detection techniques can be classified as follows:

- Inverter pole voltage measurement,
- Machine phase voltage measurement,
- System line voltage measurement,
- Machine neutral voltage measurement.

Though these methods have short fault-detection time, they need extra voltage sensors for fault detection. To overcome the aforementioned problem,




Open circuit IGBT

Operation for the Single IGBT Short Circuit: For a fault-tolerant drive, it is essential to isolate the faulted phase as fast as possible and to activate the redundant leg in order to resume normal operation. A short-circuit fault in the IGBT may be due to the malfunctioning of the gate drive or permanent damage in the IGBT. Fig. shows the standard VSI with an IGBT short-circuit fault (S_{ap} shorted). A standard V_{cc} desaturation-based fault detection is used for the IGBT short-circuit fault detection.

As soon as the IGBT short-circuit fault is detected, all the IGBTs are turned OFF by hardware protection. Now for the case of IGBT permanent damage, corresponding phase is per-manently connected to the dc link positive bus or negative bus depending on upper IGBT or lower IGBT is damaged. As long as the machine is running, current flows through the shorted IGBT and remaining free wheeling diodes of the inverter. For the standard VSI after the upper IGBT (S_{ap}) is short-circuited and hardware protection turns OFF all the other IGBTs. Depending on the instance of fault in a current cycle, fault current in that corresponding phase may take a lot of time to reach zero crossing in order to isolate the faulted phase leg. Depending on the parameters of drive, load and operating point, sometimes this short-circuit current could be unidirectional. But for disturbance-free operation or for negligible disturbance of drive operation, the isolation of the faulted phase should be fast. In order to achieve the aforementioned requirement, a turn-OFF command is also issued to all the isolating thyristors (IS_a , IS_b and IS_c), which facilitates in bringing the short-circuit current

in some papers, software-based techniques have been suggested.

Similarly different types of fault detection method is used. In this paper no special fault detection method is adopted in order to test the inverter performance, a worst case is assumed where it takes at least one current cycle to detect the fault.



to zero. In what follows, the provided theoretical analysis shows that by giving a turn-OFF signal to all the isolating thyristors, current in the faulted phase reaches zero crossing. With the short-circuit fault on the IGBT S_{ap} , phase “a” is permanently connected to dc link positive bus. If current is in the negative half-cycle when the fault occurred, as the phase is permanently connected to the positive dc bus after the fault, current tends to


Short Circuit IGBT: When the S_{ap} short-circuit fault occurs in sec3, initially, i_a and i_b are positive and i_c is negative. [3] After turning OFF all healthy IGBTs by hardware protection, the remaining current paths are shown in Fig. For a symmetrical machine, we get

$$\frac{di_b}{dt} = -e_b \frac{2V_{dc}}{3} \quad (1)$$

The slope of i_b is strongly negative and i_b will reach zero fast. As the gate signals for thyristor “ IS_b ” are blocked, the current remains at zero. After this, the current path shown in Fig. 5(b) exists and the equation is

$$2 \cdot L \cdot \frac{di_a}{dt} = e_c - e_a. \quad (2)$$

In Sec3, e_a is positive and e_c is negative so the slope of i_a is negative, which brings i_a to zero, i.e., all currents are zero. But for high current at low speed (standstill) with low or zero EMFs, the time to reach zero current will be long until the energy stored in the inductances of the machine is dissipated.



Experimental Result: A laboratory prototype has been built for testing the fault-tolerant inverter driving a field-oriented controlled PMSM. The PMSM is coupled with another PMSM, which is used as a load machine. A three-phase variable resistance is connected at the output terminals of the load machine which provides the re-quired load torque. The control algorithm is implemented in a Texas Instruments based F2812 fixed-point digital signal pro-cessor (DSP) evaluation board. A fault-tolerant controller was presented in Privious paper, but this is not the subject of this paper [4]. Gen-eration of command signals for the converter, data acquisition, fault insertion and fault compensation is done through software written in “C” language. All necessary variables are stored in the external memory of the DSP during control implementation and are later plotted using MATLAB. IGBTs are used as main switching devices and thyristors are used for isolating the fault leg. Results are produced for both the uncompensated fault and the compensated fault case. The uncompensated fault case ex-plains the behavior of the standard two-level inverter after the fault and the compensated case is the fault-tolerant inverter’s response to different faults. PMSM parameters are presented in Table I and a picture of the experimental setup is included in the appendix.

Parameter	Quantity
TABLE I PMSM PARAMETERS	
Rated Power (P_n)	2.2 [kW]
Rated Torque (M_n)	5.2 [Nm]
Rated speed (n_n)	4100 [r.p.m]
Rated voltage (v_n)	350 [V]
Stator inductance per phase(L_s)	6.5 [mH]
Stator resistance per phase (R_s)	2.1 [Ω]
Torque constant (K_T)	1.1
Calculated Permanent Magnet flux from rated values (Ψ_{PM})	0.1739 [Wb]
Motor Inertia (J_m)	0.42×10^{-3} [kg.m ²]
Load Machine Inertia (J_L)	0.15×10^{-3} [kg.m ²]
Assumed coupling and encoder Inertia (J_c)	0.3×10^{-3} [kg.m ²]
Total Drive inertia :	0.87×10^{-3} [kg.m ²]

Simulation Output:




Fig. normal output





Fig. fault output

Hardware Diagram:



RESULT

Standard two-level three-phase inverter consists of only three legs but the fault-tolerant inverter of this topology consists of four legs, with one leg as

redundantThe redundant leg is normally not used when the standard three legs are working without any fault.Back-to-back-connected thyristors are connected between output terminals of the inverter and corresponding motor phases.These thyristors are used as isolating switches of faulted leg. Additional three thyristors are connected between the output terminal of redundant leg and motor phases.

Advantage:

- Continuous operation of the motor can be achieved with help of redundant leg.
- The damage of motor drives can be prevented during fault condition

CONCLUSION

This paper has presented a fault-tolerant VSI that can compensate both short-circuit and open-circuit faults in the switching devices [5]. It is simple in construction, modular and easy to control. Experimental results show that the compensation strategy is fast enough such that there is negligible disturbance in the drive operation. Results show that thyristors can successfully isolate the faulted leg in all the fault cases. The postfault performance of the machine is the same as the pre-fault and the postfault control algorithm is the same as pre-fault. The achieved results show that this inverter can fit in much safety critical and industrial applications where fault tolerance is of prime importance.

REFERENCES

1. Thorsen, O.V. and M. Dalva., 1995. A survey of the reliability with an analysis of faults on the variable frequency drives in industry, in Proc. Conf. Rec. 6th Eur. Power Electron. Appl. Conf., Sevilla, Spain, pp: 1033-1038.
2. Schwab, H., A. Klöpper, S. Reck and I. Ramesohl, 2003. Reliability evaluation of a permanent magnet synchronous motor drive for an automotive application, in Proc. Conf. Rec. Eur. Power Electron. Appl., Toulouse, France.
3. UTE C 20-810 RDF 2000, Reliability Data Handbook, Union technique de L' Electricite.
4. Welchko, B.A., T.A. Lipo, T.M. Jahns and S.E. Schulz, 2004. Fault tolerant three-phase ac motor drive topologies: A comparison of features, cost and limitations, IEEE Trans. Power Electron., 19(4): 1108-1116.
5. Liu, T.H., J.R. Fu and T.A. Lipo, 1993. A strategy for improving reliability of field-oriented controlled induction motor drives, IEEE Trans. Ind. Appl., 29(5): 910-918.